# How to use CON-FMC with Xilinx Vivado IP Integrator

Version 0 Revision 1

June 8, 2023

Future Design Systems <u>www.future-ds.com</u> / <u>contact@future-ds.com</u>

### **Copyright © 2023 Future Design Systems, Inc.**

#### Abstract

This document summarizes how to use CON-FMC for block design of Xilinx IP Integrator.

### **Table of Contents**

| Copyright © 2023 Future Design Systems, Inc. | 1 |
|--|---|
| Abstract                                     | 1 |
| Table of Contents                            | 1 |
| 1 Introduction                               | 2 |
| 2 Get BFM package                            | 2 |
| 3 Add IP repository                          | 3 |
| 4 Instantiate BFM AXI                        | 4 |
| 5 Connect ports                              | 5 |
| 6 References                                 | 6 |
| 7 Revision history                           | 6 |
| •  |   |

| Future Design Systems | FDS-TD-2023-06-001 |
|-----------------------|--------------------|
|                       |                    |

## 1 Introduction

AMD/Xilinx IP Integrator provides an easy way to prepare design by instantiating and interconnecting blocks, which resides in specific repository directories.

This document explains how to integrate Future Design Systems' CON-FMC interfacing block to the IP integrator.

Followings are rough steps to use CON-FMC along with the IP Integrator. [Note that following steps are assumed to be performed on Ubuntu.]

- Step 1. Get BFM package (i.e., bfm\_axi\_if) for a specific FPGA board<sup>1</sup>.
- Step 2. Add the path of the package to IP repository of your Vivado project.
- Step 3. Instantiate 'bfm\_axi\_if' in your block design.
- Step 4. Connect ports.

After the steps described above, the conventional Vivado design sequence follows.

### 2 Get BFM package

As shown in Figure 1, BFM package, i.e., bfm\_axi\_if resides in between host program and AMBA AXI bus, which interacts with the host program and generates read/write transactions on the system bus.



Figure 1: BFM AXI conceptual environment

<sup>&</sup>lt;sup>1</sup> z7=Zynq 7000; vus=Virtex UltraScale; vusp=Virtex UltraScale+; zus=Zynq UltraScale; zusp=ZynqUltraScale+

| Future Design Systems | FDS-TD-2023-06-001 |
|-----------------------|--------------------|
|                       |                    |

The BFM package is a hardware block implemented in the FPGA and as a result it is FPGA dependent. The BFM package is available from Future Design Systems' home page.

- Visit <u>http://www.future-ds.com</u> web-page.
- Go down to 'Products'  $\rightarrow$  'CON-FMC: USB3.0 FMC Board' page.
- Select 'Expend/Collapse: Supporting FPGA boards CON-FMC'.
- Then, scroll down to find the FPGA board.
  - If not found, contact Future Design Systems.
- There will be two design resources.
  - $\circ$   $\;$  XDC for FMC connector  $\;$
  - o BFM package



- Download XDC and BFM package to your local directory by clicking on it.
- Unzip and untar it by using 'tar' command and there must be 'bfm\_axi\_if' directory created. (Note that 'z7' should be different for your case since it stands for FPGA family.)
  - o to use local directory
    - \$ tar xvfz bfm\_axi\_if.z7.tar.gz
  - to use system directory, where \$(CONFMC\_HOME) stands for the directory where CON-FMC SW package is installed, and it will be '/opt/confmc/2020.06' by default.
    - \$ sudo tar xvfz bfm\_axi\_if.z7.tar.gz
      - --directory \$(CONFMC\_HOME)/hwlib/trx\_axi/lib
         Now the repository directory must
        - '\$(CONFMC\_HOME)/hwlib/trx\_axi/lib/bfm\_axi\_if'.

### 3 Add IP repository

Add the directory path as a new IP repository in Vivado project by clicking, Settings  $\rightarrow$  IP  $\rightarrow$  Repository.

be

| Future Design Systems | FDS-TD-2023-06-001 |
|-----------------------|--------------------|
|                       |                    |

| Settings   | 8  |
|--|--|
| IP > Repository  |  |
| Add directories to the list of repositories. You may the a selected repository. If an IP is disabled then a tool reason. | Add Repository   |
| IP Repositories  | 1 repository was added to the project  |
|  | Repository   |
| Add  | ¥ ♦  |
| No content   | v /opt/confmc/2020.06/hwlib/trx_axi/lib/bfm_axi_if.z7  |
| -  | > IPs (1)  |
| Refresh All  | ок 🕅   |
| ,  |  |
|  | Add directories to the list of repositories. You may the a selected repository. If an IP is disabled then a tool reason.  IP Repositories  Add No content  Refresh All |

Figure 2: Add IP repository (use system directory)

#### 4 Instantiate BFM AXI

On your block design sub-window, press right mouse button and then select 'Add IP...' menu. After that select 'bfm\_axi\_if' and add it to the block design.



Figure 3: Instantiate BFM AXI

| Future Design Systems | FDS-TD-2023-06-001 |
|-----------------------|--------------------|
|                       |                    |

## **5 Connect ports**

Figure 4 shows a typical port connection schematic, where clock and reset signals are emphasized.

- BOARD\_RST\_SW: active-high push-button reset input
- BOARD\_CLK\_IN: on-board clock input, e.g., 100Mhz
- SL\_RST\_N: active-low reset signal coming from CON-FMC board
- SL\_PCLK: CON-FMC interfacing clock<sup>2</sup> going to CON-FMC board, e.g., 80Mhz derived from on-board clock input



Figure 4: BFM AXI connection

| Diagram   |   | ? _ D ₽ X   |
|---|---|---|
| $\textcircled{\begin{tabular}{ c c c c } \hline $Q$ & $Q$ & $X$ & $Q$ & $Z$ & $0$ & $C$ & $G$ & $Z$ & $C$ & $G$ & $E$ Defau$  | ult View 🗸  | ٥   |
| Proc_sys_rest_0<br>BOARD_RST_SW Ck, wiz_100to80<br>BOARD_CLK_JN ck, wiz_100to80<br>Ck, wiz_100to80<br>Ck, wiz_100to80<br>Ck, wiz_100to80<br>Ck, wiz_100to80<br>Ck, wiz_100to80<br>Ck, wiz_100to80<br>Ck, wiz_wiz_wiz_wiz_wiz_wiz_wiz_wiz_wiz_wiz_ | axi_bram_ctr(_0<br>axi_bram_ctr(_0 bram_<br>+ SAX<br>BMALPORTA + BAALPORTA rsta_busy<br>c_xal_exesten<br>AXI BRAM_Controller<br>Block Memory Generator  | D SL_CS_N<br>D SL_PCLK  |
| SL, PAGA  | 352_Lut_3/relic         m_od           352_Lut_3/relic         m_od           352_Lut_3/relic         SL(5)           352_Lut_3/relic         SL(7)           352_Lut_3/relic         SL(7) | SL_RO_N<br>SL_VWR_N<br>SL_OE_N<br>SL_OE_N<br>SL_PKTEND_N<br>SL_AD[1:0]<br>SL_DT[31:0] |

Figure 5 shows an example design consisting of BFM and BRAM memory.

Figure 5: BFM AXI block connection example

Figure 6 shows Vivado TCL script to instantiate BFM AXI IF block and it can be called by typing 'create\_bfm\_design "" in Vivado Tcl command consol.

<sup>&</sup>lt;sup>2</sup> 80Mhz is recommended.

| Future Design Systems | FDS-TD-2023-06-001 |
|-----------------------|--------------------|
|                       |                    |

proc create\_bfm\_design { parentCell } { # Create instance: bfm axi if 0, and set properties set bfm\_axi\_if\_0 [ create\_bd\_cell -type ip -vInv future-ds.com:user:bfm\_axi\_if:1.1 bfm\_axi\_if\_0 ] set SL AD [ create bd port -dir O -from 1 -to 0 SL AD ] set SL\_CS\_N [ create\_bd\_port -dir O SL\_CS\_N ] set SL\_DT [ create\_bd\_port -dir IO -from 31 -to 0 -type data SL\_DT ] set SL\_FLAGA [ create\_bd\_port -dir I SL\_FLAGA ] set SL\_FLAGB [ create\_bd\_port -dir I SL\_FLAGB ] set SL\_FLAGC [ create\_bd\_port -dir I SL\_FLAGC ] set SL\_FLAGD [ create\_bd\_port -dir I SL\_FLAGD ] set SL\_MODE [ create\_bd\_port -dir I -from 1 -to 0 SL\_MODE ] set SL\_OE\_N [ create\_bd\_port -dir O SL\_OE\_N ] set SL\_PCLK [ create\_bd\_port -dir O -type clk SL\_PCLK ] set SL\_PKTEND\_N [ create\_bd\_port -dir O SL\_PKTEND\_N ] set SL\_RD\_N [ create\_bd\_port -dir O SL\_RD\_N ] set SL\_RST\_N [ create\_bd\_port -dir I -type rst SL\_RST\_N ] set SL WR N [ create bd port -dir O SL WR N ] connect\_bd\_net -net Net [get\_bd\_ports SL\_DT] [get\_bd\_pins bfm\_axi\_if\_0/SL\_DT] connect\_bd\_net -net SL\_FLAGA\_0\_1 [get\_bd\_ports SL\_FLAGA] [get\_bd\_pins bfm\_axi\_if\_0/SL\_FLAGA] connect\_bd\_net -net SL\_FLAGB\_0\_1 [get\_bd\_ports SL\_FLAGB] [get\_bd\_pins bfm\_axi\_if\_0/SL\_FLAGB] connect\_bd\_net -net SL\_FLAGC\_0\_1 [get\_bd\_ports SL\_FLAGC] [get\_bd\_pins bfm\_axi\_if\_0/SL\_FLAGC] connect\_bd\_net -net SL\_FLAGD\_0\_1 [get\_bd\_ports SL\_FLAGD] [get\_bd\_pins bfm\_axi\_if\_0/SL\_FLAGD] connect\_bd\_net -net SL\_MODE\_0\_1 [get\_bd\_ports SL\_MODE] [get\_bd\_pins bfm\_axi\_if\_0/SL\_MODE] connect\_bd\_net -net SL\_RST\_N\_0\_1 [get\_bd\_ports SL\_RST\_N] [get\_bd\_pins bfm\_axi\_if\_0/SL\_RST\_N] connect\_bd\_net -net bfm\_axi\_if\_0\_SL\_AD [get\_bd\_ports SL\_AD] [get\_bd\_pins bfm\_axi\_if\_0/SL\_AD] connect\_bd\_net -net bfm\_axi\_if\_0\_SL\_CS\_N [get\_bd\_ports SL\_CS\_N] [get\_bd\_pins bfm\_axi\_if\_0/SL\_CS\_N] connect\_bd\_net -net bfm\_axi\_if\_0\_SL\_OE\_N [get\_bd\_ports SL\_OE\_N] [get\_bd\_pins bfm\_axi\_if\_0/SL\_OE\_N] connect\_bd\_net -net bfm\_axi\_if\_0\_SL\_PCLK [get\_bd\_ports SL\_PCLK] [get\_bd\_pins bfm\_axi\_if\_0/SL\_PCLK] connect\_bd\_net -net bfm\_axi\_if\_0\_SL\_PKTEND\_N [get\_bd\_ports SL\_PKTEND\_N] [get\_bd\_pins bfm\_axi\_if\_0/SL\_PKTEND\_N] connect\_bd\_net -net bfm\_axi\_if\_0\_SL\_RD\_N [get\_bd\_ports SL\_RD\_N] [get\_bd\_pins bfm\_axi\_if\_0/SL\_RD\_N] connect\_bd\_net -net bfm\_axi\_if\_0\_SL\_WR\_N [get\_bd\_ports SL\_WR\_N] [get\_bd\_pins bfm\_axi\_if\_0/SL\_WR\_N]

Figure 6: BFM AXI block port connection script

### **6** References

- [1] AMD/Xilinx, Vivado Design Suite User Guide: Designing IP Subsystems Using IP Integrator, UG994.
- [2] Future Design Systems, CON-FMC User Manual, FDS-TD-2018-03-001.
- [3] Future Design Systems, TRX\_AXI: BMBA AXI Transactor for GPIF2MST, FDS-TD-2018-04-008.

## **7 Revision history**

- □ 2023.6.8: Document started by Ando Ki.
- End of document -